Survey on Power Optimization Techniques for Low PowerVLSI Circuitsin Deep Submicron Technology
نویسندگان
چکیده
منابع مشابه
Optimization and Analysis Techniques for the Deep Submicron Regime
Scaling in the deep submicron (DSM) regime has fundamentally altered the primary issues affecting VLSI design. The emergence of DSM-related problems has resulted in a proliferation of design techniques that attempt to alleviate these newer effects in current flows. However, future design methodologies would be required to undergo a paradigm shift to comprehensively address these problems. A few...
متن کاملA Survey of Software Optimization Techniques for Low-Power Consumption
Power consumption in embedded applications can be reduced either by hardware, software or both. Each instruction of a given program activates specific parts of the microprocessor. Therefore, the election of the correct instruction can generate a reduction of the power consumed by the processor. This paper presents a survey of software power reduction techniques from several authors and the futu...
متن کاملCurrent Mode, Low-Power, On-Chip Signaling in Deep-Submicron CMOS Technology
This paper reports an analogy between on-chip signaling and digital communication over a band-limited channel. This analogy has been used to design a scheme for low-power, on-chip signaling, robustly resistant to power-supply noise. The technique uses multilevel, current-mode signaling as its core. The number of levels is determined by estimating the bandwidth of the wire. A closed-form express...
متن کاملIp-sram Architecture at Deep Submicron Cmos Technology – a Low Power Design
The growing demand for high density VLSI circuits the leakage current on the oxide thickness is becoming a major challenge in deep-sub-micron CMOS technology. In deep submicron technologies, leakage power becomes a key for a low power design due to its ever increasing proportion in chip‟s total power consumption. Motivated by emerging battery-operated application on one hand and shrinking techn...
متن کاملLow Power and High Performance Full Adder in Deep Submicron Technology
The leakage power dissipation problem of electronics systems has attracted a lot of attention from engineers and researchers over the years. Increasing leakage current in deep-sub micrometer regimes is becoming a significant contributor to power dissipation of CMOS circuits as threshold voltage, channel length, and gate oxide thickness are reduced. Consequently, the identification and modeling ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of VLSI Design & Communication Systems
سال: 2018
ISSN: 0976-1527,0976-1357
DOI: 10.5121/vlsic.2018.9101